

Serial No. 10/014,831

Amendments to the Claims

1. (currently amended) A method of co-simulating a digital circuit using a simulation engine which communicates with at least one first programming language by means of a foreign language interface and which communicates directly with at least one second programming or hardware description language, comprising the steps of:

(a) providing at least one first model of at least one first part of the digital circuit in at least one high-level hardware description language which supports concurrent processes communicating with each other;

(b) converting the at least one first model to at least one software model in the at least one first programming language, wherein converting includes generating, for at least one discrete process, software code including a program loop having a jump instruction and a loop termination condition, and analyzing the loop termination condition to determine whether it is possibly non-terminating not automatically determined to be definitely terminating and, if so, replacing the jump instruction with an exit point;

(c) providing at least one second model of at least one second part of the digital circuit in the at least one second language; and

(d) applying the at least one software model in the at least one first language and the at least one second model in the at least one second language to the simulation engine, so as to perform a simulation in order to obtain a simulation result.

2. (original) A method as claimed in claim 1, in which the converting step (b) comprises compiling the at least one first model in the at least one high-level hardware description language to the at least one software model in the at least one first language.

3. (original) A method as claimed in claim 1, in which the at least one high-level hardware description language is based on a communicating sequential processes model.

Serial No. 10/014,831

4. (original) A method as claimed in claim 1, in which the at least one first part of the digital circuit is represented in the at least one high-level hardware description language as a plurality of concurrent processes which communicate with each other and the converting step (b) comprises converting the concurrent processes to a sequential software process.
5. (original) A method as claimed in claim 4, in which the software process comprises at least one stimulus unit for detecting a predetermined stimulus and at least one response unit for providing a predetermined response in response to the at least one stimulus unit.
6. (original) A method as claimed in claim 5, in which at least one of the response units comprises a process response unit for performing a desired behaviour of the at least one first part of the digital circuit.
7. (previously presented) A method as claimed in claim 6, wherein the at least one discrete process is a plurality of discrete processes, and in which the desired behaviour comprises the plurality of discrete processes triggered by a common event and the process response unit comprises a scheduler for scheduling the discrete processes, and a process handler for performing the discrete processes in accordance with the scheduling.
8. (original) A method as claimed in claim 7, in which the scheduler: forms a list of active unhandled processes having respective exit points; chooses from the list a current process; and selects an entry point for the current process.
9. (original) A method as claimed in claim 8, in which, at each exit point, the scheduler chooses from the list a further current process and selects a further entry point for the further current process.

Serial No. 10/014,831

10. (canceled)

11. (previously presented) A method as claimed in claim 8, in which the converting step (b) comprises: the scheduler placing at the exit point the at least one discrete process in the list of active unhandled processes with a new entry point.

12. (previously presented) A method as claimed in claim 9, in which the converting step (b) comprises: the scheduler placing at the exit point the at least one discrete process in the list of active unhandled processes with a new entry point.

13. (currently amended) A method of designing a digital circuit, the steps performed by a co-simulation system comprising:

performing a method as claimed in claim 1,
checking whether the result of the co-simulation is correct,
checking whether the digital circuit is synthesisable, and
generating a low-level hardware description of the digital circuit.

14. (original) A method of manufacturing a digital circuit, comprising performing a method as claimed in claim 13 and forming, from the low-level hardware description, an integrated circuit including the digital circuit.

15. (original) An integrated circuit made by a method as claimed in claim 14.

16. (previously presented) An apparatus for co-simulating a digital circuit using a simulation engine which communicates with at least one first programming language by means of a foreign language interface and which communicates directly with at least one second programming or hardware description language, comprising:

a processor and memory; and
code stored in the memory and executable by the processor,

Serial No. 10/014,831

wherein when at least one first model of at least one first part of the digital circuit in at least one high-level hardware description language which supports concurrent processes communicating with each other is provided to the processor, the code executed by the processor causes the processor to convert the at least one first model to at least one software model in the at least one first programming language, wherein for at least one discrete process, software code is generated including a program loop having a jump instruction and a loop termination condition, and analyzing the loop termination condition to determine whether it is possibly non-terminating and, if so, replacing the jump instruction with an exit point; and

wherein when at least one second model of at least one second part of the digital circuit in the at least one second language is provided to the processor, the processor applies the at least one software model in the at least one first language and the at least one second model in the at least one second language to the simulation engine.

17. (original) An apparatus as claimed in claim 16, comprising a computer programmed by a computer program.

18. (previously presented) A system for co-simulating a digital circuit using a simulation engine which communicates with at least one first programming language by means of a foreign language interface and which communicates directly with at least one second programming or hardware description language, comprising:

a processor circuit having a processor and a memory;
computer code stored in the memory and executable by the processor, the computer code comprising:

code that converts at least one first model of at least one first part of the digital circuit in at least one high-level hardware description language which supports concurrent processes communicating with each other to at least one software model in the at least one first programming language when the at least one first model is provided to the processor circuit;

Serial No. 10/014,831

code that generates, for at least one discrete process, software code including a program loop having a jump instruction and a loop termination condition, and analyzing the loop termination condition to determine whether it is possibly non-terminating and, if so, replacing the jump instruction with an exit point; and

code that applies the at least one software model in the at least one first language and at least one second model of at least one second part of the digital circuit in the at least one second language to the simulation engine.

19. (previously presented) A program embodied in a computer-readable medium for co-simulating a digital circuit using a simulation engine which communicates with at least one first programming language by means of a foreign language interface and which communicates directly with at least one second programming or hardware description language, comprising:

code that converts at least one first model of at least one first part of the digital circuit in at least one high-level hardware description language which supports concurrent processes communicating with each other to at least one software model in the at least one first programming language when the at least one first model is provided to the processor circuit;

code that generates, for at least one discrete process, software code including a program loop having a jump instruction and a loop termination condition, and analyzing the loop termination condition to determine whether it is possibly non-terminating and, if so, replacing the jump instruction with an exit point; and

code that applies the at least one software model in the at least one first language and at least one second model of at least one second part of the digital circuit in the at least one second language to the simulation engine.